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This paper describes the design of the Packet Buffer Chip. Packet Buffers are FIFO queues used 
for buffering packets and synchronizing a Switch Fabric (SF) and its associated Fiber Optic 
Links (FOLS) in the Broadcast Packet Switching Network. This chip will be fabricated in 2.0 UM 
CMOS technology. 
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